• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An inverter (20, 30) comprises an inductive circuit (L21, L30) at its DC-side, a multiphase inverter bridge (B20), and a capacitive filter circuit (C21-C23, C31-C33) at its AC-side. The inverter bridge comprises phase switches (Pu, Pv, Pw) between its positive and negative terminals (B+, B-) and output AC terminals (U, V, W) of the inverter. The phase switches of the inverter bridge are capable to conduct current in one direction only, to the direction of the negative terminal. The inverter bridge routes DC input current (iD) to the capacitive filter circuit such that output AC voltages (Uuact, Uvact, Uwact) remain within predefined permissible limit range (Δu) around sinusoidal reference values (Uuref, Uvref, uWref). One phase switch or a by-pass switch (V31) is short-circuited in order to keep the DC input current within predefined permissible limit range (Δi) around a reference value.
    公开号:EP3706304A1
    申请号:EP20158695.5
    申请日:2020-02-21
    公开日:2020-09-09
    发明作者:Risto Komulainen
    申请人:Ricotec Oy；
    IPC主号:H02M7-00
    专利说明:
    [0001] The present invention relates to an inverter and a method for controlling an inverter, which is capable to transfer electric power from a direct current "DC" voltage supply to a multiphase alternating current "AC" voltage network. Furthermore, the invention relates to a computer program for controlling an inverter. Background of the invention
    [0002] Inverters are widely used in power electronics applications in conversion between DC power and AC power. The most common inverter type, PWM-inverter, converts a supplying DC voltage into an AC output voltage consisting of pulses with varying widths. The output voltage is here formed by a so-called pulse width modulation "PWM" method, with an objective to form the output voltage pulse pattern with a desired fundamental component and minimum content of disadvantageous harmonics.
    [0003] In some applications pulse-shape voltage is not acceptable, but the output voltage needs to be filtered closer to sinusoidal waveform. This is the case e.g. in many renewable energy applications, wherein the generated electric power is fed to an energy distribution grid.
    [0004] Commonly used filter solution in PWM applications is the so-called LCL filter, coupled between the inverter output terminals and the electric power distribution network. LCL filter normally comprises a capacitive filter, coupled between a first and a second inductive filter.
    [0005] Especially the inductive components of a LCL filter are typically large in size and heavy, producing considerably loss of power. Thus the filter requires proper enclosure and an efficient cooling arrangement. On the whole, the LCL filter increases the size and cost of the installation remarkably.
    [0006] Fig.1 presents a simplified main circuit diagram of a prior art inverter 10, shown as a single line drawing. In the inverter, the supplying DC voltage UDC11 is inverted into a three phase AC voltage UAC11 by an inverter unit INU11. The output voltage UAC11 consists of pulses whose height is the DC voltage of the intermediate circuit of the inverter unit INU11. This voltage can normally not be connected to a public power distribution grid, due to the high content of the harmful harmonics of its pulse-like voltage shape. Therefore, this connection must be made through a heavy filter that removes most of the harmful harmonics. Normally the filter, such as LCL11 in Fig.1, consists of a first inductance L11, a second inductance L12 and a capacitance C11 between the inductances. With filter the output voltage UAC12 is essentially sinusoidal. Summary of the invention
    [0007] The objective of the present invention is to provide a novel inverter, which is capable to generate from a supplying DC voltage input a multiphase AC voltage output with essentially sinusoidal waveform. Thus the disadvantage of the prior art, a heavy LCL filter circuit between the inverter and the electric power distribution network, can be avoided. The objective of the invention is achieved by what is stated in the independent claims, other preferred embodiments are disclosed in the dependent claims.
    [0008] According to the present invention, the inverter comprises a multiphase inverter bridge, an inductive power circuit coupled between the supplying DC circuit and the inverter bridge, a capacitive filter circuit coupled between the inverter bridge and the external AC network and a control unit, i.e. a control processing system.
    [0009] According to the present invention, the inverter bridge comprises a number of phase switches between its positive and negative terminal, each phase switch comprising a serial coupling of an upper leg power switch and a lower leg power switch. The power switches are capable to conduct current in one direction only, to the direction of the negative terminal. The common point of the power switches is coupled to an output AC terminal of the inverter, thus the number of the phase switches is equal to the number of the inverter output AC voltage phases.
    [0010] According to an embodiment of the invention, a power switch of a phase switch comprises a serial connection of a diode and a controllable power semiconductor switch, e.g. an insulated gate bipolar transistor "IGBT".
    [0011] According to an embodiment of the invention, a power switch of a phase switch is a controllable power semiconductor switch with internal one-direction current conducting capability and reverse voltage blocking capability, e.g. a so-called reverse-blocking IGBT or a GTO thyristor.
    [0012] According to an embodiment of the invention, an extra controllable power semiconductor switch, called a by-pass switch in this context, is coupled directly between the positive and negative terminal of the inverter bridge.
    [0013] According to the present invention, the inductive power circuit comprises an inductor at both connections or only one inductor at one of the two connections between the supplying DC circuit and the inverter bridge.
    [0014] According to the present invention, the capacitive filter circuit comprises a capacitor between each AC terminal of the inverter and a common star point, i.e. a star-coupled filter.
    [0015] According to an embodiment of the invention, applicable in an inverter with three phase switches, the capacitive filter circuit comprises a capacitor between each AC terminal of the inverter, i.e. a delta-coupled filter.
    [0016] According to the present invention the inverter comprises means for measuring the input DC current and the output AC voltages of the inverter. However, since such measuring arrangements belong to a normal knowledge of a person skilled in the art, they are not discussed in more detail in this context. The control unit of the inverter uses this data to implement the method explained below.
    [0017] According to the present invention, the main operation principle of the inverter is to route the input DC current, via the inverter bridge, to flow via capacitors coupled between two output AC phases at a time such that the output AC voltages remain within predefined permissible limit range around sinusoidal reference values. In order to increase input DC current value, for keeping it within predefined permissible limit range around a reference value, the inverter bridge is short-circuited according to the need, either by turning on both power switches of a phase switch or turning on the extra controllable power semiconductor switch if such is in use.
    [0018] The narrower is the allowed range of the predefined permissible limits of the output voltage and of the input current, the more often the controllable power semiconductor switches have to work, i.e. the higher is the switching frequency. Because the size of the passive components, such as an inductor and a capacitor, can be reduced by increasing the switching frequency, it is advantageous to use higher than 1 kHz switching frequency in the inverter according to the present invention.
    [0019] According to a method of the present invention, the voltage between a first and a second output AC phase terminals is increased by turning on the upper leg power switch, coupled to the first output AC phase terminal, and the lower leg power switch, coupled to the second output AC phase terminal. Respectively, the voltage between a first and a second output AC phase is decreased by turning on the lower leg power switch, coupled to the first output AC phase terminal, and the upper leg power switch, coupled to the second output AC phase terminal.
    [0020] According to a method of the present invention, the control unit of the inverter forms a sinusoidal multiphase AC voltage reference signal and compares it to a corresponding measured multiphase actual inverter output AC voltage. The multiphase reference and actual signals may correspond either to phase voltages, i.e. voltage between an output AC terminal and the star point, or to main voltages, i.e. voltage between two output AC terminals. Based on the comparison, the actual voltage between a first and a second output AC phase is either increased or decreased as described above, in order to keep the actual voltage within predefined permissible range around the reference signal. In the comparison, the allowed voltage range around the reference has effect on the actual switching frequency at which the inverter power switches change their operating states. With modern components, the switching frequency is preferably above 1 kHz.
    [0021] According to a method of the present invention, the control unit forms a reference signal for the input DC current and compares it to the measured actual input DC current. Based on the comparison, if the actual input DC current falls below a predefined permissible limit associated to the reference, the positive and negative terminals of the inverter bridge are short-circuited either by turning on both power switches of one phase switch or turning on the by-pass switch, being an extra controllable power semiconductor switch, coupled between the positive and negative terminals of the inverter bridge, for a predetermined duration or as long as the current has risen up to a predetermined value.
    [0022] In accordance with the present invention, there is provided also a new computer program, i.e. a software package, which can be downloaded to a memory device. The computer program comprises computer executable instructions for controlling a control unit of an inverter to carry out a method according to the invention for controlling the operation of the controllable power semiconductor switches of the inverter.
    [0023] The present invention comprises also a new computer program product, comprising a non-volatile computer readable medium, e.g. a compact disc "CD", encoded with a computer program according to the invention.
    [0024] The present invention is beneficial over the prior art technology in that the inverter output AC voltage is essentially sinusoidal without a heavy LCL filter. Thus, a lot of cost, weight and physical space are saved.
    [0025] The invention is defined in more detail in the present description and the following examples of embodiments. The scope of the protection is defined in the independent claims and the preferred embodiments in other claims. Description of drawings
    [0026] Below exemplifying embodiments of the invention appears a more detailed explanation using examples with references to the enclosed figures, wherein:Fig.1 presents a prior art inverter, Fig.2 presents an inverter according to an exemplifying and non-limiting embodiment of the present invention, Fig.3 presents an inverter according to an exemplifying and non-limiting embodiment of the present invention, and Fig.4 illustrates operation of an inverter according to an exemplifying and non-limiting embodiment of the present invention. Figure 1 has already been explained in the Background of the invention -section of this document. Detailed description of exemplifying embodiments
    [0027] Fig.2 presents a multiphase inverter 20 according to an exemplifying and non-limiting embodiment of the present invention. The example presents the most normal case wherein the number of output phases is three, but the invention per se allows also for a higher phase number.
    [0028] The inverter 20 comprises an inductor L21 between the positive DC connection terminal D+ of the supplying DC voltage UD and the positive DC terminal B+ of an inverter bridge B20. The negative DC connection terminals D- and the negative DC terminal B- of UD and B20, respectively, are in this example connected directly.
    [0029] The inverter bridge B20 comprises three phase switches PU, PV, PW. The phase switch PU comprises an upper leg power switch, including a serial connection of a diode D21 and an IGBT V21, between the positive DC terminal B+ and the output terminal U, and a lower leg power switch, including a serial connection of a diode D24 and an IGBT V24, between the output terminal U and the negative DC terminal B-. The diodes allow the phase switch to conduct current in one direction only, to the direction of the negative terminal B-.
    [0030] The two other phase switches PV, PW, are similar to PU, having output terminals V and W, respectively. In PV, the serial connection of diode D22 and IGBT V22 form the upper leg power switch and the serial connection of diode D25 and IGBT V25 form the lower leg power switch. Respectively in PW, the serial connection of diode D23 and IGBT V23 form the upper leg power switch and the serial connection of diode D26 and IGBT V26 form the lower leg power switch.
    [0031] The inverter 20 comprises also a capacitive filter part C20, comprising in this example star-connected capacitors C21, C22, C23, between the output phase terminals U, V, W, and a star point N.
    [0032] The inverter 20 comprises also a control unit CU20, which controls the operation of the inverter bridge B20 on the basis of e.g. the measurements of the inverter input current and the measured output voltages.
    [0033] Fig. 3 presents a multiphase inverter 30 according to another exemplifying and non-limiting embodiment of the present invention, as an example of possible embodiments of the invention. In this example, the inverter bridge B20 is similar to that in Fig.2, but the inductance circuit L30 comprises an inductor L31 in one of the connections between the DC connection terminals D+ and D- and the DC terminals B+ and B- and an inductor L31 in the other one of the above-mentioned connections. For the operation of the inverter according to the invention, it is irrelevant whether the inductor is used at both connections or at only one of the two connections between the supply voltage and the inverter bridge. In addition to the above-mentioned inductors, it is possible to couple a so-called common-mode inductor to either input or output connection of the inverter in order to reduce high-frequency emission from the device. The common-mode inductor is not presented in figure 3.
    [0034] In the embodiment of Fig.3, a controllable power semiconductor switch V31 is coupled between the DC terminals B+ and B-. This switch can be used as a by-pass switch to short-circuit the terminals of the inverter bridge instead of short-circuiting of one phase switch, in order to decrease power losses.
    [0035] In this exemplifying and non-limiting embodiment, the output capacitive filter circuit C30 comprises delta-connected capacitors C31, C32, and C33 between the output terminals U, V, W.
    [0036] Fig. 4 illustrates the operation of an inverter according to an exemplifying and non-limiting embodiment of the present invention, as a function of time t. The figure shows characteristic curve shapes only, without precise timing or magnitude relations to real signals during the operation of the inverter. The behavior of the illustrated signals is best understood from the background of Fig.2.
    [0037] The upper part of the figure shows inverter output related signals; uUref, uVref and uWref represent reference signals of the output phase voltages, formed by the control unit CU20, CU30, UUact, UVact and UWact are actual output phase voltages, i.e. voltage differences between the star point N and the output terminals U, V, and W, respectively, iU, iV and iW are output phase currents. For clarity of the figure, phase currents are assumed to be in phase with phase voltages and therefore they are shown as a combined curve with u_ref signals, Δu describes the predefined permissible output voltage range around the reference voltages. A voltage range of similar size is used around each reference, although it is shown in the figure only with UUref.
    [0038] The following signals G21...G26 represent control signals of inverter bridge controllable power semiconductor switches, such that e.g. G21 represents the control signal of V21, etc. A high state of the control signal means that the switch is turned on and a low state means a turn off state, respectively.
    [0039] Next, the DC supply voltage UD and the inverter bridge input voltage UB are illustrated, and the lowest curve represents the inverter input current iD and its allowed range Δi.
    [0040] According to Fig.4, the following occurs: Before t1, the phase switch PU is short-circuited by turning on V21 and V24, which means that voltage UB is close to zero and full supply voltage UD is coupled over inductance L21 increasing its current iD rapidly. Absolute values of all the output phase voltages UUact, UVact, UWact, are decreasing because the phase currents iU, iV, iW, are discharging the filter capacitors C21... C23. At time instant t1, V23 and V25 are turned on and all other IGBTs are turned off, which means that inverter input voltage UB jumps to the value of the output main voltage UWV, i.e. the difference between phase voltages uWact and uVact, and the input current iD starts to flow via filter capacitors C23 and C22, thus charging them and increasing the main voltage uWV, i.e. increasing the absolute values of phase voltages uWact and uVact. At time instant t2, uUact falls below a predetermined limit value, i.e. uUref - 0,5*Δu, which means that the filter capacitor of U-phase needs to be charged. Therefore V23 is turned off and V21 turned on with a result of that UB decreases to the value of UUV and the input current iD path changes from C23 to C21, starting to increase UUact voltage. For most of the period t1...t3 the inverter bridge input voltage UB is higher than the supply voltage UD, which is why the supply current iD decreases and reaches the lower limit of allowed range ΔI at time instant t3. In order to increase the current, V25 is turned off and phase switch PU is short-circuited at time instant t3 by turning on V24. At time instant t4, iD has increased to a desired value. The short-circuit period is terminated by turning off V21 and V24, and the input current is conducted to charge filter capacitors C23 and C22, i.e. to increase main voltage uWV, by turning on V23 and V25. At time instant t5, uUact has fallen again to the lower limit, and the input current path is changed from C23 to C21 by turning off V23 and turning on V21.
    [0041] Based on the above, the operation logic of the inverter is obvious to a person skilled in the art, so the explanation will not be continued longer. It should be noted that instead of phase voltages as described above, the main voltages can be used as control variables and instead of short-circuiting a phase switch, the extra controllable power semiconductor switch, such as V31 in Fig.3, can be used to short-circuit the inverter bridge input terminals in order to increase the input current iD value. By the by-pass switch using V31, the short-circuit current flows only via one power semiconductor instead of four ones, which is advantageous in terms of power losses. As is apparent from the previous description, the controllable power semiconductor switches have to change their conduction states the more often, the narrower are the allowed ranges, i.e. Δu, Δi of the output voltages and the input current. This conduction state changing frequency, called the switching frequency, is also the higher the smaller are the passive component, i.e. inductor and capacitor values of the inverter. In order to decrease the passive component sizes and costs, it is advantageous to use higher than 1 kHz switching frequency.
    [0042] The control unit ensures, on the basis of measurements of the output voltages and the input current that these variables remain within predefined permissible limits around the reference values. The reference value for input current may follow e.g. the power output capacity of the external DC supply circuit, like a solar cell field, and the references for the output voltages can be calculated on the basis of the grid voltage value and needed phase difference to it, in order to keep the input and output power in balance. For these tasks the control unit needs some external measurement data, but since these kind of control arrangements do not belong to the scope of this invention, they are not discussed in more detail in this context.
    [0043] The specific examples provided in the description above are not exhaustive unless otherwise explicitly stated, nor should they be construed as limiting the scope and/or the applicability of the accompanied claims. The features recited in the accompanied dependent claims are mutually freely combinable unless otherwise explicitly stated. The verbs "to comprise" and "to include" are used in this document as open limitations that neither exclude nor require the existence of also un-recited features. Furthermore, it is to be understood that the use of "a" or "an", i.e. a singular form, throughout this document does not exclude a plurality.
    权利要求:
    Claims (12)
    [0001] An inverter comprising:
    - direct current connection terminals (D+, D-) for connecting to a direct current circuit external to the inverter,
    - alternating current terminals (U, V, W) for connecting to a multiphase alternating current circuit external to the inverter,
    - a multiphase inverter bridge (B20) comprising a positive and a negative direct current terminal (B+, B-) and phase switches (PU, PV, PW) between the positive and negative direct current terminals, each phase switch comprising an upper leg power switch (D21/V21, D22/V22, D23/V23) coupled to the positive direct current terminal and a lower leg power switch (D24/V24, D25/V25, D26/V26) coupled to the negative direct current terminal, with a common connection point of the upper and lower leg power switches being coupled to a corresponding one of the alternating current terminals (U, V, W),
    - an inductive circuit, comprising either an inductor (L31, L32) at both of two connections or only an inductor (L21) at one of the two connections between the direct current connection terminals and the direct current terminals (B+, B-) of the multiphase inverter bridge,
    - a capacitive circuit, comprising either a capacitor (C21, C22, C23) between each alternating current terminal of the inverter and a common star point (N) or, when the multiphase inverter bridge (B20) is a three-phase inverter bridge, a capacitor (C31, C32, C33) between each alternating current terminal of the inverter, and
    - a control unit (CU20, CU30) for controlling the phase switches of the multiphase inverter bridge,wherein each of the upper leg and lower leg power switches of the multiphase inverter bridge is able to conduct current in one direction only, the direction being from the positive direct current terminal of the multiphase inverter bridge towards the negative direct current terminal of the multiphase inverter bridge,characterized in that the control unit is configured to form sinusoidal voltage reference signals (uUref, uVref, uWref), compare the sinusoidal voltage reference signals to alternating voltages (uUact, uVact, uWact) measured at the alternating current terminals (U, V, W) of the inverter, and for each of the alternating voltages:
    - control, in response to a situation in which the alternating voltage under consideration exceeds an upper limit of a permissible variation range (Δu) around the corresponding one of the sinusoidal voltage reference signals, the phase switches (PU, PV, PW) to draw current from a corresponding one of the alternating current terminals, and
    - control, in response to a situation in which the alternating voltage under consideration gets below a lower limit of the permissible variation range, the phase switches (PU, PV, PW) to supply current to the corresponding one of the alternating current terminals.
    [0002] An inverter as claimed in claim 1, characterized in that the upper leg power switch of each phase switch comprises a serial connection of a diode and a controllable power semiconductor switch and the lower leg power switch of each phase switch comprises a serial connection of a diode and a controllable power semiconductor switch.
    [0003] An inverter as claimed in claims 1 and 2, characterized in that the upper leg power switch of each phase switch is a controllable power semiconductor switch with internal one-direction current conducting capability and reverse voltage blocking capability and the lower leg power switch of each phase switch is a controllable power semiconductor switch with internal one-direction current conducting capability and reverse voltage blocking capability.
    [0004] An inverter as claimed in claims 1 to 3, characterized in that the inverter comprises a controllable by-pass switch (V31) being a controllable power semiconductor switch and coupled between the positive and negative direct current terminals (B+, B-) of the multiphase inverter bridge.
    [0005] An inverter as claimed in claims 1 to 4, characterized in that the switching frequency of each upper leg power switch and each lower leg power switch of the inverter multiphase bridge is higher than 1 kHz.
    [0006] An inverter according to any one of claims 1 to 5, characterized in that the control unit (CU20, CU30) is based on a digital logic circuit with a down-loadable software.
    [0007] An inverter according to any one of claims 1 to 6, characterized in that the control unit is configured to form a current reference signal, to compare the current reference signal to input direct current (io) measured at one of the direct current connection terminals, and to turn on both the upper leg and lower leg power switches of one of the phase switches in response to a situation in which the input direct current is below a lower limit associated to the current reference signal.
    [0008] An inverter according to any one of claims 1 to 6, characterized in that the inverter comprises a controllable by-pass switch (V31) being a controllable power semiconductor switch and coupled between the positive and negative direct current terminals (B+, B-) of the multiphase inverter bridge, and the control unit is configured to form a current reference signal, to compare the current reference signal to input direct current (iD) measured at one of the direct current connection terminals, and to turn on the controllable by-pass switch in response to a situation in which the input direct current is below a lower limit associated to the current reference signal.
    [0009] An inverter according to any one of claims 1 to 8, characterized in that the control unit (CU20, CU30) is configured to control a width of the permissible variation range (Δu) of the alternating voltages to be so narrow and a width of a permissible variation range (Δi) of input direct current (iD) measured at one of the direct current connection terminals to be so narrow that the average switching frequency of each upper leg power switch and each lower leg power switch of the inverter multiphase bridge is higher than 1 kHz.
    [0010] A method for controlling phase switches of an inverter as claimed in claims 1 to 9, characterized in that the method comprises:
    - forming sinusoidal voltage reference signals (uUref, uVref, uWref),
    - comparing the sinusoidal voltage reference signals to alternating voltages (uUact, uVact, uWact) measured at the alternating current terminals (U, V, W) of the inverter, and for each of the alternating voltages:
    - controlling, in response to a situation in which the alternating voltage under consideration exceeds an upper limit of a permissible variation range (Δu) around the corresponding one of the sinusoidal voltage reference signals, the phase switches (PU, PV, PW) to draw current from a corresponding one of the alternating current terminals, and
    - controlling, in response to a situation in which the alternating voltage under consideration gets below a lower limit of the permissible variation range, the phase switches (PU, PV, PW) to supply current to the corresponding one of the alternating current terminals.
    [0011] A computer program for controlling phase switches of an inverter as claimed in claims 1 to 9 wherein the control unit (CU20, CU30) of the inverter is a programmable processing system, characterized in that the computer program comprises computer executable instructions for controlling the programmable processing system to:
    - form sinusoidal voltage reference signals (uUref, uVref, uWref),
    - compare the sinusoidal voltage reference signals to alternating voltages (uUact, uVact, uWact) measured at the alternating current terminals (U, V, W) of the inverter, and for each of the alternating voltages:
    - control, in response to a situation in which the alternating voltage under consideration exceeds an upper limit of a permissible variation range (Δu) around the corresponding one of the sinusoidal voltage reference signals, the phase switches (PU, PV, PW) to draw current from a corresponding one of the alternating current terminals, and
    - control, in response to a situation in which the alternating voltage under consideration gets below a lower limit of the permissible variation range, the phase switches (PU, PV, PW) to supply current to the corresponding one of the alternating current terminals.
    [0012] A computer program product comprising a non-volatile computer readable medium, characterized in that the non-volatile computer readable medium is encoded with a computer program of claim 11.
    类似技术:
    公开号 | 公开日 | 专利标题
    EP2894780B1|2018-08-15|Multilevel converter systems and methods with reduced common mode voltage
    EP2897279B1|2018-09-26|Multilevel converter systems and methods with reduced common mode voltage
    US8664796B2|2014-03-04|3-phase high power ups
    US9083230B2|2015-07-14|Multilevel voltage source converters and systems
    US9001544B2|2015-04-07|Inverter device
    EP2713495B1|2017-11-15|Multilevel converter system
    JP5395280B2|2014-01-22|3-level pulse width modulation inverter with snubber circuit
    EP2814161B1|2018-08-08|Power stage precharging and dynamic braking apparatus for multilevel inverter
    US9768710B2|2017-09-19|Converter
    Steinke1999|Use of an LC filter to achieve a motor-friendly performance of the PWM voltage source inverter
    EP0292512B1|1992-07-15|Static power conversion method and apparatus
    US7050311B2|2006-05-23|Multilevel converter based intelligent universal transformer
    CN102403914B|2016-07-06|Module switch, electricity inverter and the method for driving electricity inverter
    US9148065B2|2015-09-29|Bidirectional DC-DC converter
    US6229722B1|2001-05-08|Multiple inverter system
    Jacobson et al.2010|VSC-HVDC transmission with cascaded two-level converters
    US6320767B1|2001-11-20|Inverter apparatus
    US10044258B2|2018-08-07|Active snubber
    US8223511B2|2012-07-17|Common mode voltage reduction apparatus and method for current source converter based drive
    US8842452B2|2014-09-23|3-phase high power UPS
    US8994216B2|2015-03-31|Power conversion apparatus
    US9825532B2|2017-11-21|Current control for DC-DC converters
    CA2249856C|2006-05-30|Five level high power motor drive converter and control system
    EP1835609B1|2021-03-24|Multi-phase current supplying circuit, driving apparatus, compressor, and air conditioner
    US4833584A|1989-05-23|Quasi-resonant current mode static power conversion method and apparatus
    同族专利:
    公开号 | 公开日
    FI20195164A1|2020-09-07|
    FI128768B|2020-11-30|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    法律状态:
    2020-08-07| PUAI| Public reference made under article 153(3) epc to a published international application that has entered the european phase|Free format text: ORIGINAL CODE: 0009012 |
    2020-08-07| STAA| Information on the status of an ep patent application or granted ep patent|Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED |
    2020-09-09| AK| Designated contracting states|Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
    2020-09-09| AX| Request for extension of the european patent|Extension state: BA ME |
    2021-07-16| STAA| Information on the status of an ep patent application or granted ep patent|Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
    2021-08-18| 18D| Application deemed to be withdrawn|Effective date: 20210310 |
    优先权:
    申请号 | 申请日 | 专利标题
    [返回顶部]